

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (Currently Amended) An apparatus, comprising:
an encryption processor including:
an execution unit configured to execute arithmetic instructions to perform product and square operations, the execution unit including at least one adder and at least two multipliers configurable to perform specified multiplication operations in parallel and configurable to perform specified multiplication and addition operations in parallel;
a decode unit, coupled to the execution unit, the decode unit configured to determine if a square operation or a product operation needs to be performed on an operand, the decode unit further configured to issue the arithmetic instructions to the execution unit so that the execution unit performs specified multiplication and addition operations in parallel and performs specified multiplication operations in parallel while performing either the square or product operation.
2. (Previously Presented) The apparatus of claim 1, wherein the decode unit is configured to issue a set of instructions that causes the execution unit to perform the specified multiplication and addition operations in parallel to reduce the number of cycles required to perform the product operation.
3. (Previously Presented) The apparatus of claim 1, wherein the decode unit is configured to issue a set of instructions that causes the execution unit to perform the specified multiplication and addition operations in parallel to reduce the number of cycles required to perform the square operation.

Appln No. 09/611,809
Amdt date January 30, 2006
Reply to Office action of September 28, 2005

4. (Original) The apparatus of claim 3, wherein certain of the multiplication operations are performed in parallel using a multiply and shift by one instruction.

5 - 6. (Canceled)

7. (Previously Presented) The apparatus of claim 1, wherein the decode unit is further configured to decode an operation $M = C^d \bmod N$ by:

- (a) determining the MSB position of the exponent d equal to a first logic state;
 - (b) issuing a first set of instructions to implement a square and a product operation after the MSB position of the exponent d equal to a first logic state is determined;
 - (c) determining if the next most significant bit (MSB) of exponent (d) is of the first logic state or a second logic state; and either
 - (d) issuing a second set of instructions to the execution unit to implement a square operation if the next MSB is of the second logic state; or
 - (e) issuing the first set of instructions to the execution unit if the next MSB of the exponent is of the first logic state to implement a square and a product operation; and
- repeating (c) through (e) for every bit in the exponent (d) from the next MSB to the least significant bit (LSB).

8. (Previously Presented) The apparatus of claim 7, wherein the final result of the operation $M = C^d \bmod N$ by accumulating the results of (b) through (e).

9. (Previously Presented) The apparatus of claim 1, wherein the encryption processor is located in a server and is used to establish a secure socket layer connection between the server and a client.

10 - 11. (Canceled)

Appln No. 09/611,809
Amdt date January 30, 2006
Reply to Office action of September 28, 2005

12. (Original) The apparatus of claim 1 wherein the product and square operations executed by the execution unit are Montgomery product and square operations.

13. (Canceled)

14. (Original) The apparatus of claim 1, wherein the encryption processor is configured into a web server deploying Secure Socket Layer (SSL)/Transport Layer Security(TLS).

15. (Original) The apparatus of claim 1, wherein the encryption processor is configured into a secure switch deploying Secure Socket Layer (SSL)/Transport Layer Security(TLS).

16. (Original) The apparatus of claim 1, wherein the encryption processor is configured into an Internet load balance device with Secure Socket Layer (SSL)/Transport Layer Security(TLS) termination functionality.

17. (Original) The apparatus of claim 1 wherein the encryption processor is configured into an Internet appliance for a Virtual Private Network.

18. (Original) The apparatus of claim 1 wherein the encryption processor is configured into a security based router.

19. (Previously Presented) The apparatus of claim 1 wherein the encryption processor is configured into a remote access device used for VPN applications.

20. (Original) The apparatus of claim 1, wherein the encryption processor is configured into one or more of the following: concentrator-based security systems for enterprise and ISPs; subscriber management systems with VPN support; firewalls with VPN support; and VPN gateways.

21. (Previously Presented) A decode unit and execution unit method, comprising:
- receiving, by a decode unit, a request to perform a modular operation;
 - determining, by the decode unit, whether a Montgomery square operation or a Montgomery product operation is to be performed;
 - issuing, by the decode unit, a first instruction to perform a Montgomery square operation;
 - issuing, by the decode unit, a second instruction to perform a Montgomery product operation;
 - performing, by an execution unit, simultaneous multiplication operations in response to at least one of the first instruction and the second instruction; and
 - performing, by the execution unit, simultaneous multiplication and addition operations in response to at least one of the first instruction and the second instruction.
22. (Previously Presented) An decode unit method, comprising:
- determining, by a decode unit, whether to perform a Montgomery square operation or a Montgomery product operation;
 - issuing, by the decode unit, a first set of instructions for an execution unit to perform the Montgomery square operation, the first set of instructions comprising:
 - a first instruction to perform simultaneous multiplication operations; and
 - a second instruction to perform simultaneous multiplication and addition operations; and
 - issuing, by the decode unit, a second set of instructions for an execution unit to perform the Montgomery product operation, the second set of instructions comprising:
 - a third instruction to perform simultaneous multiplication operations;
 - a fourth instruction to perform simultaneous multiplication and addition operations; and
 - a fifth instruction to perform simultaneous multiplication and addition operations.

Appln No. 09/611,809
Amdt date January 30, 2006
Reply to Office action of September 28, 2005

23. (Previously Presented) The apparatus of claim 1, wherein the at least one adder and at least two multipliers perform the specified multiplication operations in parallel in a first clock cycle.

24. (Previously Presented) The apparatus of claim 23, wherein the at least one adder and at least two multipliers perform the specified multiplication and addition operations in parallel in a second clock cycle that immediately follows the first clock cycle.

25. (Previously Presented) The apparatus of claim 1, wherein the at least one adder and at least two multipliers perform either specified multiplication operations in parallel or perform specified multiplication and addition operations in parallel in accordance with the issued instructions.

26. (Previously Presented) The apparatus of claim 1, wherein the decode unit determines whether a square operation or a product operation needs to be performed on an operand for a modular operation.

27. (Previously Presented) The apparatus of claim 26, wherein the at least one adder and at least two multipliers perform either specified multiplication operations in parallel or perform specified multiplication and addition operations in parallel in accordance with the determination of whether a square operation or a product operation needs to be performed.

28. (New) The apparatus of claim 1, wherein the arithmetic instructions comprise a set of micro instructions.

29. (New) The apparatus of claim 1, wherein the arithmetic instructions comprise a plurality of types of add-subtract instructions and a plurality of types of multiply instructions.